Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Individual flip-flops with gated clocks for low power datapaths
Energy consumption has become one of the important factors in digital systems, because of the requirement to dissipate this energy in high-density circuits and to extend the battery life in portable systems such as devices with wireless communication capabilities. Flip-flops are one of the most energy-consuming components of digital circuits. This paper presents techniques to reduce energy consumption by individually deactivating the clock when flip-flops do not have to change their value. Flip-flop structures are proposed and selection criteria given to obtain minimum energy consumption. The structures have been evaluated using energy models and validated by switch-level simulations. For the applications considered, significant energy reductions are achieved. ; Peer Reviewed ; Postprint (published version)
Individual flip-flops with gated clocks for low power datapaths
Energy consumption has become one of the important factors in digital systems, because of the requirement to dissipate this energy in high-density circuits and to extend the battery life in portable systems such as devices with wireless communication capabilities. Flip-flops are one of the most energy-consuming components of digital circuits. This paper presents techniques to reduce energy consumption by individually deactivating the clock when flip-flops do not have to change their value. Flip-flop structures are proposed and selection criteria given to obtain minimum energy consumption. The structures have been evaluated using energy models and validated by switch-level simulations. For the applications considered, significant energy reductions are achieved. ; Peer Reviewed ; Postprint (published version)
Individual flip-flops with gated clocks for low power datapaths
01.06.1997
Aufsatz (Zeitschrift)
Elektronische Ressource
Englisch
Power system modeling , Circuits lògics , Digital systems , Registers , Microprocessors -- Energy consumption , Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats , Logic circuits , CMOS technology , Batteries , Clocks , Circuit simulation , Microprocessadors -- Consum d'energia , Flip-flops , Wireless communication , Energy consumption
DDC:
690
Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems
| British Library Online Contents | 2011
Attainment Flip-Flops and the Achievability of the Ozone Air Quality Standard
| Taylor & Francis Verlag | 1997
Effect of thong style flip‐flops on children's midfoot motion during gait
| Wiley | 2012
Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes
| British Library Online Contents | 2011
| Wiley | 2024