Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
An Optimization Design Approach for Arithmetic Logic Unit
Abstract The work in this paper presents an optimization approach for Arithmetic Logic Unit at logic circuit level. The work in this paper shows how a simple tools like Deeds Digital Circuit Simulator (open source) or Aldec’s Active HDL in combination with synthesis tool can be used as effective teaching resource to teach concept of digital circuit design and thereby provides a vision to beginners how to start with VLSI project in VLSI digital domain and make it to a successful end.
An Optimization Design Approach for Arithmetic Logic Unit
Abstract The work in this paper presents an optimization approach for Arithmetic Logic Unit at logic circuit level. The work in this paper shows how a simple tools like Deeds Digital Circuit Simulator (open source) or Aldec’s Active HDL in combination with synthesis tool can be used as effective teaching resource to teach concept of digital circuit design and thereby provides a vision to beginners how to start with VLSI project in VLSI digital domain and make it to a successful end.
An Optimization Design Approach for Arithmetic Logic Unit
Shinde, Jitesh R. (Autor:in) / Sharma, Sanjeev (Autor:in) / Dash, Lipsa (Autor:in)
28.06.2019
10 pages
Aufsatz/Kapitel (Buch)
Elektronische Ressource
Englisch
An Optimization Design Approach for Arithmetic Logic Unit
| TIBKAT | 2020
ARITHMETIC UNIT, PROGRAM, ARITHMETIC SYSTEM, AND ARITHMETIC OPERATION METHOD
| Europäisches Patentamt | 2024
CONSTRUCTION SUPPORT SYSTEM, CONSTRUCTION SUPPORT METHOD, AND ARITHMETIC UNIT
| Europäisches Patentamt | 2023