A platform for research: civil engineering, architecture and urbanism
A platform for research: civil engineering, architecture and urbanism
Interface models and processing technologies for surface passivation and interface control in III-V semiconductor nanoelectronics
Interface models and processing technologies for surface passivation and interface control in III-V semiconductor nanoelectronics
Interface models and processing technologies for surface passivation and interface control in III-V semiconductor nanoelectronics
Hasegawa, H. (author) / Akazawa, M. (author)
APPLIED SURFACE SCIENCE ; 254 ; 8005-8015
2008-01-01
11 pages
Article (Journal)
English
DDC:
621.35
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Surface passivation technology for III-V semiconductor nanoelectronics
| British Library Online Contents | 2008
III-V nanoelectronics and related surface/interface issues
| British Library Online Contents | 2003
Semiconductor surface and interface passivation by cyanide treatment
| British Library Online Contents | 2004
Passivation and control of semiconductor interfaces by interface control layers
| British Library Online Contents | 1995
Passivation of the Oxide/4H-SiC Interface
| British Library Online Contents | 2002