A platform for research: civil engineering, architecture and urbanism
POLYCRYSTAL CERAMIC SUBSTRATE, POLYCRYSTAL CERAMIC SUBSTRATE WITH JOINT LAYER AND LAMINATE SUBSTRATE
PROBLEM TO BE SOLVED: To provide a polycrystal ceramic substrate suitable as a ground substrate of a laminate substrate capable of suppressing reduction of manufacturing efficiency of a semiconductor device due to deterioration of a joint state, a polycrystal ceramic substrate with a joint layer containing the polycrystal ceramic substrate and a laminate substrate.SOLUTION: There is provided a polycrystal ceramic substrate 10 jointed to a compound semiconductor substrate 30 via a joint layer 20, and satisfying at least one of Relational expression (1) 0.7<α/α<0.9 (1) and Relational expression (2) 0.7<α/α<0.9 (2), where αis linear expansion coefficient of the polycrystal ceramic substrate 10 and αis linear expansion coefficient of the compound semiconductor substrate 30, at 30°C to 300°C, αis linear expansion coefficient of the polycrystal ceramic substrate 10 and αis linear expansion coefficient of the compound semiconductor substrate 30, at 30°C to 1000°C.SELECTED DRAWING: Figure 1
【課題】接合状態の悪化に起因する半導体装置の製造効率の低下を抑制することが可能な積層基板の下地基板として好適な多結晶セラミック基板、当該多結晶セラミック基板を含む接合層付き多結晶セラミック基板および積層基板の提供。【解決手段】化合物半導体基板30に対して接合層20を介して接合される多結晶セラミック基板10において、30℃〜300℃における、多結晶セラミック基板10の線膨張係数をα1、化合物半導体基板30の線膨張係数をα2とし、30℃〜1000℃における、多結晶セラミック基板10の線膨張係数をα3、化合物半導体基板30の線膨張係数をα4とした場合に、関係式(1)0.7<α1/α2<0.9・・・(1)および関係式(2)0.7<α3/α4<0.9・・・(2)のうち少なくともいずれか一方が成立する、多結晶セラミック基板10。【選択図】図1
POLYCRYSTAL CERAMIC SUBSTRATE, POLYCRYSTAL CERAMIC SUBSTRATE WITH JOINT LAYER AND LAMINATE SUBSTRATE
PROBLEM TO BE SOLVED: To provide a polycrystal ceramic substrate suitable as a ground substrate of a laminate substrate capable of suppressing reduction of manufacturing efficiency of a semiconductor device due to deterioration of a joint state, a polycrystal ceramic substrate with a joint layer containing the polycrystal ceramic substrate and a laminate substrate.SOLUTION: There is provided a polycrystal ceramic substrate 10 jointed to a compound semiconductor substrate 30 via a joint layer 20, and satisfying at least one of Relational expression (1) 0.7<α/α<0.9 (1) and Relational expression (2) 0.7<α/α<0.9 (2), where αis linear expansion coefficient of the polycrystal ceramic substrate 10 and αis linear expansion coefficient of the compound semiconductor substrate 30, at 30°C to 300°C, αis linear expansion coefficient of the polycrystal ceramic substrate 10 and αis linear expansion coefficient of the compound semiconductor substrate 30, at 30°C to 1000°C.SELECTED DRAWING: Figure 1
【課題】接合状態の悪化に起因する半導体装置の製造効率の低下を抑制することが可能な積層基板の下地基板として好適な多結晶セラミック基板、当該多結晶セラミック基板を含む接合層付き多結晶セラミック基板および積層基板の提供。【解決手段】化合物半導体基板30に対して接合層20を介して接合される多結晶セラミック基板10において、30℃〜300℃における、多結晶セラミック基板10の線膨張係数をα1、化合物半導体基板30の線膨張係数をα2とし、30℃〜1000℃における、多結晶セラミック基板10の線膨張係数をα3、化合物半導体基板30の線膨張係数をα4とした場合に、関係式(1)0.7<α1/α2<0.9・・・(1)および関係式(2)0.7<α3/α4<0.9・・・(2)のうち少なくともいずれか一方が成立する、多結晶セラミック基板10。【選択図】図1
POLYCRYSTAL CERAMIC SUBSTRATE, POLYCRYSTAL CERAMIC SUBSTRATE WITH JOINT LAYER AND LAMINATE SUBSTRATE
多結晶セラミック基板、接合層付き多結晶セラミック基板および積層基板
SHIMOJI KEIICHIRO (author) / NAKAYAMA SHIGERU (author) / YOSHIMURA MASASHI (author)
2017-10-12
Patent
Electronic Resource
Japanese
COMPOSITE POLYCRYSTAL AND TOOL WITH COMPOSITE POLYCRYSTAL
European Patent Office | 2024
|