A platform for research: civil engineering, architecture and urbanism
A circular pipelined bus architecture for high-speed computation
A circular pipelined bus architecture for high-speed computation
A circular pipelined bus architecture for high-speed computation
Antaki, Patrick R (author)
1984
61: ill. pages
Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1984.
MICROFICHE COPY AVAILABLE IN ARCHIVES AND ENGINEERING.
Bibliography: leaves 60-61.
Theses
Electronic Resource
English
A Pipelined Architecture for Adaptive Image Compression using DWT and Spectral Classification
British Library Conference Proceedings | 1997
|In-Between Architecture Computation
SAGE Publications | 2009
|The computation of circular arched girders
Engineering Index Backfile | 1902
|