System-level co-design methodology based on platform design flow for system-on-chip

Quan, Wen | IEEE | 2006

System-Level Simulation and Fabrication of On-Chip Fatigue Bending Test Structure for Micro-Scale Polysilicon Films

Guan, L. / Gao, J.L. / Liu, Q. et al. | British Library Online Contents | 2013

The deficiency of the macromodels with fixed-support interface conditions in the analytical modelling of infill panels

Doudoumis, I. N. / Mitsopoulou, E. N. / Society for Earthquake and Civil Engineering Dynamics | British Library Conference Proceedings | 1995

Chip-level packaging A system-level view

Kaskade, J. H. | British Library Online Contents | 2001

A Novel Migration-Based NUCA Design for Chip Multiprocessors

Kandemir, M. / Li, F. / Irwin, M. et al. | British Library Conference Proceedings | 2001