Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Threshold Voltage Instability of SiC-MOSFETs on Various Crystal Faces
Threshold Voltage Instability of SiC-MOSFETs on Various Crystal Faces
Threshold Voltage Instability of SiC-MOSFETs on Various Crystal Faces
Senzaki, J. (Autor:in) / Shimozato, A. (Autor:in) / Kojima, K. (Autor:in) / Harada, S. (Autor:in) / Ariyoshi, K. (Autor:in) / Kojima, T. (Autor:in) / Tanaka, Y. (Autor:in) / Okumura, H. (Autor:in) / Okumura, H. / Harima, H.
01.01.2014
4 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Bias Stress-Induced Threshold-Voltage Instability of SiC MOSFETs
British Library Online Contents | 2006
|Temperature-Dependence of SiC MOSFET Threshold-Voltage Instability
British Library Online Contents | 2009
|Temperature-Dependence of SiC MOSFET Threshold-Voltage Instability
British Library Online Contents | 2009
|Implications of Threshold-Voltage Instability on SiC DMOSFET Operation
British Library Online Contents | 2009
|British Library Online Contents | 2006
|