Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
III-V semiconductor nanoelectronics for post si era
Scaling limit of Si CMOS technology and advent of “Ubiquitous Network Era” seem to open up new horizon for IIIV nanoelectronics with much wider application areas than today. Here, its future challenges and key issues are discussed.
III-V semiconductor nanoelectronics for post si era
Scaling limit of Si CMOS technology and advent of “Ubiquitous Network Era” seem to open up new horizon for IIIV nanoelectronics with much wider application areas than today. Here, its future challenges and key issues are discussed.
III-V semiconductor nanoelectronics for post si era
Hasegawa, Hideki (Autor:in)
01.10.2006
344217 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Surface passivation technology for III-V semiconductor nanoelectronics
| British Library Online Contents | 2008
| British Library Online Contents | 2004
Nanoelectronics and nanosystems
British Library Online Contents | 2004
Superlattice to nanoelectronics
British Library Online Contents | 2005
Nanotechnology and nanoelectronics
British Library Online Contents | 2004