Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Power Efficient CNTFET-Based Ternary Comparators
Ternary logic offers faster response and low power consumption for digital systems, which minimizes the connection complexity, chip size and power consumption. Multi-threshold and geometry dependent properties of CNTFET make it a suitable alternative over the traditional Si-MOSFET for ternary logic circuit implementation. The proposed work minimizes the power dissipation, improves the speed and noise margin for designing efficient ternary circuits. In this article, one ternary decoder and two ternary comparators are designed and analysed. The proposed circuits are simulated and compared with existing circuits using HSPICE Synopsys tool. The proposed ternary decoder shows improvement up to 48% and 74% in power dissipation and power delay product, respectively, as compared to existing circuits. The proposed ternary comparator saves 82% power over other ternary comparators. Noise margin for proposed ternary decoder and ternary comparators is increased to up to 21% and 34%, respectively.
Power Efficient CNTFET-Based Ternary Comparators
Ternary logic offers faster response and low power consumption for digital systems, which minimizes the connection complexity, chip size and power consumption. Multi-threshold and geometry dependent properties of CNTFET make it a suitable alternative over the traditional Si-MOSFET for ternary logic circuit implementation. The proposed work minimizes the power dissipation, improves the speed and noise margin for designing efficient ternary circuits. In this article, one ternary decoder and two ternary comparators are designed and analysed. The proposed circuits are simulated and compared with existing circuits using HSPICE Synopsys tool. The proposed ternary decoder shows improvement up to 48% and 74% in power dissipation and power delay product, respectively, as compared to existing circuits. The proposed ternary comparator saves 82% power over other ternary comparators. Noise margin for proposed ternary decoder and ternary comparators is increased to up to 21% and 34%, respectively.
Power Efficient CNTFET-Based Ternary Comparators
J. Inst. Eng. India Ser. B
Chauhan, Katyayani (Autor:in) / Bansal, Deepika (Autor:in)
Journal of The Institution of Engineers (India): Series B ; 105 ; 323-334
01.04.2024
12 pages
Aufsatz (Zeitschrift)
Elektronische Ressource
Englisch
Power Efficient CNTFET-Based Ternary Comparators
| Springer Verlag | 2024
CNTFET-Based Input Buffer for High-Speed Data Transmission
| TIBKAT | 2020