A platform for research: civil engineering, architecture and urbanism
Simulation Study of a Novel Current-Limiting Device: A Vertical alpha-SiC JFET - Controlled Current Limiter
Simulation Study of a Novel Current-Limiting Device: A Vertical alpha-SiC JFET - Controlled Current Limiter
Simulation Study of a Novel Current-Limiting Device: A Vertical alpha-SiC JFET - Controlled Current Limiter
Tournier, D. (author) / Godignon, P. (author) / Planson, D. (author) / Chante, J. P. (author) / Sarrus, F. (author)
MATERIALS SCIENCE FORUM ; 389/393 ; 1243-1246
2002-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Normally-Off 4H-SiC Vertical JFET with Large Current Density
British Library Online Contents | 2009
|Simulation Study of New Solid-State Fault Current Limiter
British Library Online Contents | 2002
|Demonstration of SiC Vertical Trench JFET Reliability
British Library Online Contents | 2012
|A 600V Deep-Implanted Gate Vertical JFET
British Library Online Contents | 2004
|A Novel High-Voltage Normally-Off 4H-SiC Vertical JFET
British Library Online Contents | 2002
|