A platform for research: civil engineering, architecture and urbanism
High Performance VLSI Architecture of 2D Discrete Wavelet Transform with Scalable Lattice Structure
In this paper, we propose a fully-utilized, block-based 2D DWT (discrete wavelet transform) architecture, which consists of four 1D DWT filters with two-channel QMF lattice structure. The proposed architecture requires about 2MN-3N registers to save the intermediate results for higher level decomposition, where M and N stand for the filter length and the row width of the image respectively. Furthermore, the proposed 2D DWT processes in horizontal and vertical directions simultaneously without an idle period, so that it computes the DWT for an N×N image in a period of N2(1-2-2J)/3. Compared to the existing approaches, the proposed architecture shows 100% of hardware utilization and high throughput rates. To mitigate the long critical path delay due to the cascaded lattices, we can apply the pipeline technique with four stages, while retaining 100% of hardware utilization. The proposed architecture can be applied in real-time video signal processing.
High Performance VLSI Architecture of 2D Discrete Wavelet Transform with Scalable Lattice Structure
In this paper, we propose a fully-utilized, block-based 2D DWT (discrete wavelet transform) architecture, which consists of four 1D DWT filters with two-channel QMF lattice structure. The proposed architecture requires about 2MN-3N registers to save the intermediate results for higher level decomposition, where M and N stand for the filter length and the row width of the image respectively. Furthermore, the proposed 2D DWT processes in horizontal and vertical directions simultaneously without an idle period, so that it computes the DWT for an N×N image in a period of N2(1-2-2J)/3. Compared to the existing approaches, the proposed architecture shows 100% of hardware utilization and high throughput rates. To mitigate the long critical path delay due to the cascaded lattices, we can apply the pipeline technique with four stages, while retaining 100% of hardware utilization. The proposed architecture can be applied in real-time video signal processing.
High Performance VLSI Architecture of 2D Discrete Wavelet Transform with Scalable Lattice Structure
Juyoung Kim (author) / Taegeun Park (author)
2009-06-21
oai:zenodo.org:1334205
International Journal of Electrical, Electronic and Communication Sciences 2.0(6)
Article (Journal)
Electronic Resource
English
DDC:
720
Fatigue Data Analysis Using Continuous Wavelet Transform and Discrete Wavelet Transform
British Library Online Contents | 2011
|Discrete wavelet transform and seismological signals
British Library Conference Proceedings | 1997
|GPR signal de-noising by discrete wavelet transform
Tema Archive | 2009
|