A platform for research: civil engineering, architecture and urbanism
Hardware realization of concise evolutionary algorithm on FPEA
Traditional evolutionary algorithms require a lot of memory and processing power on embedded logic projects. Representing populations of candidate solutions through vectors of probabilities rather than sets of bit strings saves memory and processing. The concise evolutionary algorithm (CEA) is a probability vector based evolutionary algorithm. The article presents an FPEA realization of the standard concise evolutionary algorithm with a few changes to improve search power. A data flow and a block diagram design are shown and described in the paper. Results demonstrate the requirements (logical blocks) needed for realization, the architecture processing speed and the solving power of the CEA for Evolutionary Hardware.
Hardware realization of concise evolutionary algorithm on FPEA
Traditional evolutionary algorithms require a lot of memory and processing power on embedded logic projects. Representing populations of candidate solutions through vectors of probabilities rather than sets of bit strings saves memory and processing. The concise evolutionary algorithm (CEA) is a probability vector based evolutionary algorithm. The article presents an FPEA realization of the standard concise evolutionary algorithm with a few changes to improve search power. A data flow and a block diagram design are shown and described in the paper. Results demonstrate the requirements (logical blocks) needed for realization, the architecture processing speed and the solving power of the CEA for Evolutionary Hardware.
Hardware realization of concise evolutionary algorithm on FPEA
Shengli Yan, (author) / Yue Chen, (author) / Qingmin Pu, (author)
2009-11-01
84876 byte
Conference paper
Electronic Resource
English
Study on Hardware and Software Realization of Harmonic Detection in Power System
British Library Online Contents | 2011
|Online Contents | 2006
Online Contents | 2006