A platform for research: civil engineering, architecture and urbanism
A platform for research: civil engineering, architecture and urbanism
CIC Decimation Filter Implementation on FPGA
In a communication receiver, an efficient narrow-band filter plays a significant role that can decimate the incoming signals with proper filtering operation. The cascade integrator comb (CIC) works as a high-speed decimation filter for the anti-aliasing process. This paper focuses on a reconfigurable CIC decimator with pruning characteristics that reduce the hardware resources. Also, applying the partitioning method in the decimator factor can reduce the computation time significantly. The modified CIC decimators are simulated using Xilinx ISE 14.7 and then, synthesized the bit streams have been downloaded on Virtex-5 FPGA board to target the XC5VLX50T device. The performance has been analyzed concerning the number of stages and the decimation factors. The proposed three-stage CIC decimator saves the slice registers and power up to 39.84% and 16.17% respectively, as compared to similar types of architectures.
CIC Decimation Filter Implementation on FPGA
In a communication receiver, an efficient narrow-band filter plays a significant role that can decimate the incoming signals with proper filtering operation. The cascade integrator comb (CIC) works as a high-speed decimation filter for the anti-aliasing process. This paper focuses on a reconfigurable CIC decimator with pruning characteristics that reduce the hardware resources. Also, applying the partitioning method in the decimator factor can reduce the computation time significantly. The modified CIC decimators are simulated using Xilinx ISE 14.7 and then, synthesized the bit streams have been downloaded on Virtex-5 FPGA board to target the XC5VLX50T device. The performance has been analyzed concerning the number of stages and the decimation factors. The proposed three-stage CIC decimator saves the slice registers and power up to 39.84% and 16.17% respectively, as compared to similar types of architectures.
CIC Decimation Filter Implementation on FPGA
J. Inst. Eng. India Ser. B
Datta, Debarshi (author) / Dutta, Himadri Sekhar (author)
2023-02-01
6 pages
Article (Journal)
Electronic Resource
English
CIC , FPGA , FIR , HDL , VHDL Engineering , Communications Engineering, Networks
Design of a Digital Decimation Filter for High-Precision 4-Order Sigma-Delta ADC
| British Library Online Contents | 2012
Optimizing Neural Networks for Efficient FPGA Implementation: A Survey
| Online Contents | 2021