A platform for research: civil engineering, architecture and urbanism
Ternary Logic with Stateful Neural Networks Using a Bilayered TaOX‐Based Memristor Exhibiting Ternary States
A memristive stateful neural network allowing complete Boolean in‐memory computing attracts high interest in future electronics. Various Boolean logic gates and functions demonstrated so far confirm their practical potential as an emerging computing device. However, spatio‐temporal efficiency of the stateful logic is still too limited to replace conventional computing technologies. This study proposes a ternary‐state memristor device (simply a ternary memristor) for application to ternary stateful logic. The ternary‐state implementable memristor device is developed with bilayered tantalum oxide by precisely controlling the oxygen content in each oxide layer. The device can operate 157 ternary logic gates in one operational clock, which allows an experimental demonstration of a functionally complete three‐valued Łukasiewicz logic system. An optimized logic cascading strategy with possible ternary gates is ≈20% more efficient than conventional binary stateful logic, suggesting it can be beneficial for higher performance in‐memory computing.
Ternary Logic with Stateful Neural Networks Using a Bilayered TaOX‐Based Memristor Exhibiting Ternary States
A memristive stateful neural network allowing complete Boolean in‐memory computing attracts high interest in future electronics. Various Boolean logic gates and functions demonstrated so far confirm their practical potential as an emerging computing device. However, spatio‐temporal efficiency of the stateful logic is still too limited to replace conventional computing technologies. This study proposes a ternary‐state memristor device (simply a ternary memristor) for application to ternary stateful logic. The ternary‐state implementable memristor device is developed with bilayered tantalum oxide by precisely controlling the oxygen content in each oxide layer. The device can operate 157 ternary logic gates in one operational clock, which allows an experimental demonstration of a functionally complete three‐valued Łukasiewicz logic system. An optimized logic cascading strategy with possible ternary gates is ≈20% more efficient than conventional binary stateful logic, suggesting it can be beneficial for higher performance in‐memory computing.
Ternary Logic with Stateful Neural Networks Using a Bilayered TaOX‐Based Memristor Exhibiting Ternary States
Kim, Young Seok (author) / An, Jangho (author) / Jeon, Jae Bum (author) / Son, Myeong Won (author) / Son, Seoil (author) / Park, Woojoon (author) / Lee, Younghyun (author) / Park, Juseong (author) / Kim, Geun Young (author) / Kim, Gwangmin (author)
Advanced Science ; 9
2022-02-01
9 pages
Article (Journal)
Electronic Resource
English
British Library Online Contents | 2018
|A Ternary Decision Diagram (TDD)-Based Synthesis Approach for Ternary Logic Circuits
Springer Verlag | 2019
|British Library Online Contents | 2018
|Implementation of ternary logic gates using FGMOS
IEEE | 2015
|Ternary Jordan ^*-derivations in C^*-ternary algebras
British Library Online Contents | 2010
|