Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Optimisation of 4H-SiC MOSFET Structures for Logic Applications
Optimisation of 4H-SiC MOSFET Structures for Logic Applications
Optimisation of 4H-SiC MOSFET Structures for Logic Applications
Horsfall, A. B. (Autor:in) / Prentice, C. H. A. (Autor:in) / Tappin, P. (Autor:in) / Bhatnagar, P. (Autor:in) / Wright, N. G. (Autor:in) / Vassilevski, K. V. (Autor:in) / Nikitina, I. P. (Autor:in) / Devaty, R. P. / Larkin, D. J. / Saddow, S. E.
Silicon Carbide and Related Materials - 2005 ; 1325-1328
MATERIALS SCIENCE FORUM ; 527/529
01.01.2006
4 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Process Optimisation for <11-20> 4H-SiC MOSFET Applications
British Library Online Contents | 2006
|TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
British Library Online Contents | 2002
|4H-SiC N-MOSFET Logic Circuits for High Temperature Operation
British Library Online Contents | 2011
|DOAJ | 2023
|Optimisation of Folded Plates Structures
British Library Conference Proceedings | 2002
|