Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Effect of ON-State Stress on SiC DMOSFET Subthreshold I-V Characteristics
Effect of ON-State Stress on SiC DMOSFET Subthreshold I-V Characteristics
Effect of ON-State Stress on SiC DMOSFET Subthreshold I-V Characteristics
Lelis, A.J. (Autor:in) / Green, R. (Autor:in) / Habersat, D.B. (Autor:in) / Goldsman, N. (Autor:in) / Bauer, A.J. / Friedrichs, P. / Krieger, M. / Pensl, G. / Rupp, R. / Seyller, T.
01.01.2010
4 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Unexpected Effect of Thermal Storage Observed on SiC Power DMOSFET
British Library Online Contents | 2014
|High Temperature, High Current, 4H-SiC Accu-DMOSFET
British Library Online Contents | 2000
|Implications of Threshold-Voltage Instability on SiC DMOSFET Operation
British Library Online Contents | 2009
|Simulation and Optimization of 4H-SiC DMOSFET Power Transistors
British Library Online Contents | 2013
|1200 V 4H-SiC DMOSFET with an Integrated Gate Buffer
British Library Online Contents | 2014
|