Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Simulation and Optimization of 4H-SiC DMOSFET Power Transistors
Simulation and Optimization of 4H-SiC DMOSFET Power Transistors
Simulation and Optimization of 4H-SiC DMOSFET Power Transistors
Hung, C.C. (Autor:in) / Chen, Y.S. (Autor:in) / Yen, C.T. (Autor:in) / Lee, C.Y. (Autor:in) / Lee, L.S. (Autor:in) / Tsai, M.J. (Autor:in) / Lebedev, A.A. / Davydov, S.Y. / Ivanov, P.A. / Levinshtein, M.E.
01.01.2013
4 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Unexpected Effect of Thermal Storage Observed on SiC Power DMOSFET
British Library Online Contents | 2014
|High Temperature, High Current, 4H-SiC Accu-DMOSFET
British Library Online Contents | 2000
|Implications of Threshold-Voltage Instability on SiC DMOSFET Operation
British Library Online Contents | 2009
|Temperature and Time Dependent Threshold Voltage Instability in 4H-SiC Power DMOSFET Devices
British Library Online Contents | 2009
|1200 V 4H-SiC DMOSFET with an Integrated Gate Buffer
British Library Online Contents | 2014
|