A platform for research: civil engineering, architecture and urbanism
A platform for research: civil engineering, architecture and urbanism
A Network Processor Architecture for Very High Speed Line Interfaces
A Network Processor Architecture for Very High Speed Line Interfaces
A Network Processor Architecture for Very High Speed Line Interfaces
Shimonishi, H. (author) / Murase, T. (author)
JOURNAL OF COMMUNICATIONS AND NETWORKS ; 3 ; 88-95
2001-01-01
8 pages
Article (Journal)
English
DDC:
621.3821
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
New locomotive for very high speed
| Engineering Index Backfile | 1898
Processor architecture and cache performance
| TIBKAT | 1986
High-speed breakers for very high current rating
| Engineering Index Backfile | 1929
Geodynamics of very high speed transport systems
| Elsevier | 2019
AGV - Alstom's new very high-speed train
Online Contents | 2012