Fachinformationsdienst BAUdigital

A platform for research: civil engineering, architecture and urbanism

    Chip Scale Packaging for Power Devices

    New search for: Barlow, F.

    Access

    Access via TIB
    Check availability in my library

    Access

    Access via TIB
    Check availability in my library

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Chip Scale Packaging for Power Devices

    New search for: Barlow, F.

    Access

    Access via TIB
    Check availability in my library

    Chip Scale Packaging for Power Devices

    New search for: Barlow, F.

    Access

    Access via TIB
    Check availability in my library

    Access

    Access via TIB
    Check availability in my library

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Document information
    Title:

    Chip Scale Packaging for Power Devices

    Contributors:

    Barlow, F. (author)

    Published in:

    ADVANCING MICROELECTRONICS ; 28 ; 11-16

    Publication date:

    2001-01-01

    Size:

    6 pages

    Type of media:

    Article (Journal)

    Type of material:

    Print

    Language:

    English

    Classification:

    DDC:  621.381

    © Metadata Copyright the British Library Board and other contributors. All rights reserved.

    Similar titles

    Leadframe Chip Scale Packaging

    Fan, N. / McLellan, N. | British Library Online Contents | 2003

    Wafer Level Chip Scale Packaging (WLCSP)

    British Library Online Contents | 2008

    EMI filter packaging Chip scale packages enhance performance

    Franc, F. | British Library Online Contents | 2002

    Micro-contact CSP: A Next-generation Chip-scale Packaging Solution

    Moran, S. / Solberg, V. / Wade, C. P. | British Library Online Contents | 2007

    Packaging & Application of Power LED Devices

    British Library Online Contents | 2008

    Back to top