Fachinformationsdienst BAUdigital

A platform for research: civil engineering, architecture and urbanism

    Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric

    New search for: Rahimian, Morteza
    New search for: Fathipour, Morteza

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric

    New search for: Rahimian, Morteza
    New search for: Fathipour, Morteza

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric

    New search for: Rahimian, Morteza
    New search for: Fathipour, Morteza

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Document information
    Title:

    Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric

    Contributors:

    Rahimian, Morteza (author) / Fathipour, Morteza (author)

    Published in:

    Materials science in semiconductor processing ; 63 ; 142-152

    Publication date:

    2017-01-01

    Size:

    11 pages

    ISSN:

    1369-8001

    Type of media:

    Article (Journal)

    Type of material:

    Print

    Language:

    English

    Classification:

    DDC:  621.38152

    © Metadata Copyright the British Library Board and other contributors. All rights reserved.

    Similar titles

    Optimization of nanometer bulk junctionless Trigate FET using gate and isolation dielectric engineering

    Scarlet, S. Priscilla / Srinivasan, R. | British Library Online Contents | 2018

    Modeling of gate underlap junctionless double gate MOSFET as bio-sensor

    Narang, Rakhi / Saxena, Manoj / Gupta, Mridula | British Library Online Contents | 2017

    Modeling of gate underlap junctionless double gate MOSFET as bio-sensor

    Narang, Rakhi / Saxena, Manoj / Gupta, Mridula | British Library Online Contents | 2017

    Modeling of gate underlap junctionless double gate MOSFET as bio-sensor

    Narang, Rakhi / Saxena, Manoj / Gupta, Mridula | British Library Online Contents | 2017

    Tunneling path based analytical drain current model for double gate Tunnel FET (DG-TFET)

    Sahoo, S. / Panda, S. / Mishra, G. P. et al. | IEEE | 2016

    Back to top