A platform for research: civil engineering, architecture and urbanism
A platform for research: civil engineering, architecture and urbanism
Estimation of Power and Delay in CMOS Circuits Using Leakage Control Transistors
Estimation of Power and Delay in CMOS Circuits Using Leakage Control Transistors
Estimation of Power and Delay in CMOS Circuits Using Leakage Control Transistors
Kumar, Aylapogu Pramod (author) / Aditya, B. L. V. S. S. (author) / Sony, G. (author) / Prasanna, Ch. (author) / Satish, A. (author)
ICLIET ; 1. ; 2018 ; Jonnada
2019
Conference paper
English
DDC:
620.11
Gate leakage tolerant circuits in deep sub-100 nm CMOS technologies
| British Library Online Contents | 2006
High Temperature Silicon Carbide CMOS Integrated Circuits
| British Library Online Contents | 2011