Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Applying Anand model to low-temperature sintered nanoscale silver paste chip attachment
Applying Anand model to low-temperature sintered nanoscale silver paste chip attachment
Applying Anand model to low-temperature sintered nanoscale silver paste chip attachment
Yu, D. j. (Autor:in) / Chen, X. (Autor:in) / Chen, G. (Autor:in) / Lu, G. q. (Autor:in) / Wang, Z. q. (Autor:in)
MATERIALS AND DESIGN -REIGATE- ; 30 ; 4574-4579
01.01.2009
6 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.0042
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Sintered nanosilver paste for high-temperature power semiconductor device attachment
British Library Online Contents | 2009
|Sintered nanosilver paste for high-temperature power semiconductor device attachment
British Library Online Contents | 2009
|Special issue in honor of Lallit Anand
British Library Online Contents | 2010
|British Library Online Contents | 2007
|2007 Anton Tedesko Fellow - Mr Anand Pravesh Singh
Online Contents | 2008
|