Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Evaluation of the Drive Circuit for a Dual Gate Trench SiC JFET
Evaluation of the Drive Circuit for a Dual Gate Trench SiC JFET
Evaluation of the Drive Circuit for a Dual Gate Trench SiC JFET
Rabkowski, J. (Autor:in) / Peftitsis, D. (Autor:in) / Bakowski, M. (Autor:in) / Nee, H.P. (Autor:in) / Lebedev, A.A. / Davydov, S.Y. / Ivanov, P.A. / Levinshtein, M.E.
01.01.2013
4 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
British Library Online Contents | 2002
|Demonstration of SiC Vertical Trench JFET Reliability
British Library Online Contents | 2012
|SiC Lateral Trench JFET for Harsh-Environment Wireless Systems
British Library Online Contents | 2009
|A 600V Deep-Implanted Gate Vertical JFET
British Library Online Contents | 2004
|Design and Characterization of a Novel Dual-Gate 3.3 Kv 4H-Sic JFET
British Library Online Contents | 2013
|