A platform for research: civil engineering, architecture and urbanism
Built-in interface in high-k gate stacks
Built-in interface in high-k gate stacks
Built-in interface in high-k gate stacks
Hiratani, M. (author) / Torii, K. (author) / Shimamoto, Y. (author) / Saito, S. I. (author)
APPLIED SURFACE SCIENCE ; 216 ; 208-214
2003-01-01
7 pages
Article (Journal)
English
DDC:
621.35
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Electrical characterization of MFeOS gate stacks for ferroelectric FETs
British Library Online Contents | 2013
|British Library Online Contents | 2009
|British Library Online Contents | 2000
|Recent progress in ab initio simulations of hafnia-based gate stacks
British Library Online Contents | 2012
|