Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Built-in interface in high-k gate stacks
Built-in interface in high-k gate stacks
Built-in interface in high-k gate stacks
Hiratani, M. (Autor:in) / Torii, K. (Autor:in) / Shimamoto, Y. (Autor:in) / Saito, S. I. (Autor:in)
APPLIED SURFACE SCIENCE ; 216 ; 208-214
01.01.2003
7 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
621.35
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Electrical characterization of MFeOS gate stacks for ferroelectric FETs
British Library Online Contents | 2013
|British Library Online Contents | 2009
|British Library Online Contents | 2000
|Recent progress in ab initio simulations of hafnia-based gate stacks
British Library Online Contents | 2012
|