A platform for research: civil engineering, architecture and urbanism
Gate stack technology for nanoscale devices
Gate stack technology for nanoscale devices
Gate stack technology for nanoscale devices
Lee, B. H. (author) / Oh, J. (author) / Tseng, H. H. (author) / Jammy, R. (author) / Huff, H. (author)
MATERIALS TODAY -OXFORD THEN KIDLINGTON- ; 9 ; 32-40
2006-01-01
9 pages
Article (Journal)
English
DDC:
620.11299
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Gate stack technology for nanoscale devices
IEEE | 2006
|Ultra-thin parylene used as a gate insulator in nanoscale devices
British Library Online Contents | 2018
|Heavy Water in Gate Stack Processing
British Library Online Contents | 2008
|Issues in High-kappa Gate Stack Interfaces
British Library Online Contents | 2002
|Self-forming nanoscale devices
British Library Online Contents | 2003
|