Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Gate stack technology for nanoscale devices
Gate stack technology for nanoscale devices
Gate stack technology for nanoscale devices
Lee, B. H. (Autor:in) / Oh, J. (Autor:in) / Tseng, H. H. (Autor:in) / Jammy, R. (Autor:in) / Huff, H. (Autor:in)
MATERIALS TODAY -OXFORD THEN KIDLINGTON- ; 9 ; 32-40
01.01.2006
9 pages
Aufsatz (Zeitschrift)
Englisch
DDC:
620.11299
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Gate stack technology for nanoscale devices
IEEE | 2006
|Ultra-thin parylene used as a gate insulator in nanoscale devices
British Library Online Contents | 2018
|Heavy Water in Gate Stack Processing
British Library Online Contents | 2008
|Issues in High-kappa Gate Stack Interfaces
British Library Online Contents | 2002
|Self-forming nanoscale devices
British Library Online Contents | 2003
|