A platform for research: civil engineering, architecture and urbanism
Process Optimisation for <11-20> 4H-SiC MOSFET Applications
Process Optimisation for <11-20> 4H-SiC MOSFET Applications
Process Optimisation for <11-20> 4H-SiC MOSFET Applications
Blanc, C. (author) / Tournier, D. (author) / Godignon, P. (author) / Brink, D. J. (author) / Souliere, V. (author) / Camassel, J. (author) / Devaty, R. P. / Larkin, D. J. / Saddow, S. E.
Silicon Carbide and Related Materials - 2005 ; 1051-1054
MATERIALS SCIENCE FORUM ; 527/529
2006-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Optimisation of 4H-SiC MOSFET Structures for Logic Applications
British Library Online Contents | 2006
|TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
British Library Online Contents | 2002
|Construction process optimisation – review of methods, tools and applications
DOAJ | 2018
|Thin PSG Process for 4H-SiC MOSFET
British Library Online Contents | 2014
|