A platform for research: civil engineering, architecture and urbanism
TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
Adachi, K. (author) / Johnson, C. M. (author) / Arai, K. (author) / Fukuda, K. (author) / Harada, S. (author) / Shinohe, T. (author)
MATERIALS SCIENCE FORUM ; 389/393 ; 1085-1088
2002-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
3C-SiC MOSFET with High Channel Mobility and CVD Gate Oxide
British Library Online Contents | 2011
|Self-Aligned N+ Polysilicon-Gate GaN MOSFETs
British Library Online Contents | 2004
|SiC Vertical DACFET (Vertical Delta-Doped Accumulation Channel MOSFET)
British Library Online Contents | 2002
|First AlGaN/GaN MOSFET with photoanodic gate dielectric
British Library Online Contents | 2002
|Process Optimisation for <11-20> 4H-SiC MOSFET Applications
British Library Online Contents | 2006
|