A platform for research: civil engineering, architecture and urbanism
Thin PSG Process for 4H-SiC MOSFET
Thin PSG Process for 4H-SiC MOSFET
Thin PSG Process for 4H-SiC MOSFET
Sharma, Y.K. (author) / Ahyi, A.C. (author) / Isaacs-Smith, T. (author) / Modic, A. (author) / Xu, Y. (author) / Granfukel, E. (author) / Jennings, M.R. (author) / Fisher, C. (author) / Thomas, S.M. (author) / Mawby, P.A. (author)
2014-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Process Optimisation for <11-20> 4H-SiC MOSFET Applications
British Library Online Contents | 2006
|A two-step annealing process for Ni silicide formation in an ultra-thin body RF SOI MOSFET
British Library Online Contents | 2008
|Oxidation Process by RTP for 4H-SiC MOSFET Gate Fabrication
British Library Online Contents | 2011
|Thin-film SOI n-MOSFET low-frequency noise measurements at elevated temperatures
British Library Conference Proceedings | 1998
|British Library Online Contents | 2012
|