A platform for research: civil engineering, architecture and urbanism
Application of high-k dielectric stacks charge trapping for CMOS technology
Application of high-k dielectric stacks charge trapping for CMOS technology
Application of high-k dielectric stacks charge trapping for CMOS technology
Sharma, S. K. (author) / Prasad, B. (author) / Kumar, D. (author)
2010-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
British Library Online Contents | 2016
|Charge Trapping at the Dielectric of Organic Transistors Visualized in Real Time and Space
British Library Online Contents | 2008
|Growth of lanthanum oxide films for application as a gate dielectric in CMOS technology
British Library Online Contents | 2004
|British Library Online Contents | 2008
|British Library Online Contents | 2009
|