A platform for research: civil engineering, architecture and urbanism
No Flow Underfill Assembly Process Development for Fine Pitch Flip Chip Silicon to Silicon Wafer Level Integration
No Flow Underfill Assembly Process Development for Fine Pitch Flip Chip Silicon to Silicon Wafer Level Integration
No Flow Underfill Assembly Process Development for Fine Pitch Flip Chip Silicon to Silicon Wafer Level Integration
Li, Z. (author) / Lee, S. (author) / Lewis, B.J. (author) / Houston, P.N. (author) / Baldwin, D.F. (author) / Stout, E.A. (author) / Tessier, T.G. (author) / Evans, J.L. (author)
ADVANCING MICROELECTRONICS ; 37 ; 20-25
2010-01-01
6 pages
Article (Journal)
English
DDC:
621.381
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Enhancing Flip Chip Reliability: The Flux Underfill Interface
British Library Online Contents | 2005
|Flip Chip Underfill A guide for successful processes
British Library Online Contents | 2002
|Review of Underfill Encapsulant Development and Performance of Flip Chip Applications
British Library Online Contents | 1996
|Flow Visualization of Solder Ball Arrangement for Underfill Encapsulation of Flip Chip
British Library Online Contents | 2006
|Evaluation of epoxy underfill materials for solder flip-chip technology
British Library Online Contents | 1997
|