Eine Plattform für die Wissenschaft: Bauingenieurwesen, Architektur und Urbanistik
Study on charge trap layer in nanocrystal charge trap MOSFET
In this study, we have investigated the performance two types of nonvolatile MOSFET devices in terms of the performance and reliability. Either SRO (Silicon Rich Oxide) or SRON (Silicon Rich OxyNitride) trap layer was used as a charge trap layer. The trap layers were deposited using ALD (Atomic Layer Deposition) method. The transistor with SRON trap layer combined with thinner tunneling oxide yields larger memory window but worse retention characteristics.
Study on charge trap layer in nanocrystal charge trap MOSFET
In this study, we have investigated the performance two types of nonvolatile MOSFET devices in terms of the performance and reliability. Either SRO (Silicon Rich Oxide) or SRON (Silicon Rich OxyNitride) trap layer was used as a charge trap layer. The trap layers were deposited using ALD (Atomic Layer Deposition) method. The transistor with SRON trap layer combined with thinner tunneling oxide yields larger memory window but worse retention characteristics.
Study on charge trap layer in nanocrystal charge trap MOSFET
Seung Su Cho, (Autor:in) / Kyong Hee Joo, (Autor:in) / In-Seok Yeo, (Autor:in) / IlSub Chung, (Autor:in)
01.10.2006
735438 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Trap States in Oxidation Layer of Nanocrystal Si
British Library Online Contents | 2009
|Study of trap centres in silicon nanocrystal memories
British Library Online Contents | 2003
|British Library Online Contents | 2013
|