A platform for research: civil engineering, architecture and urbanism
Interconnect Design and Thermal Stress/Strain Analysis of Flip Chip Packaging
Interconnect Design and Thermal Stress/Strain Analysis of Flip Chip Packaging
Interconnect Design and Thermal Stress/Strain Analysis of Flip Chip Packaging
Liu, C. M. (author) / Lee, C. C. (author) / Ku, H. T. (author) / Chiu, C. C. (author) / Chiang, K. N. (author) / Lee, S.-B. / Kim, Y.-J.
2006-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Flip Chip Interconnect: Examining the Infrastructure
British Library Online Contents | 2014
|Electromigration Behavior of through-Si-via (TSV) Interconnect for 3-D Flip Chip Packaging
British Library Online Contents | 2010
|Evolution of Organic Flip Chip Packaging
British Library Online Contents | 2005
|Thermal Fatigue Life Prediction of ACF Bonding Flip Chip Packaging
British Library Online Contents | 2006
|Next-generation Electronics Packaging Using Flip Chip Technology
British Library Online Contents | 2003
|