A platform for research: civil engineering, architecture and urbanism
Effects of Packaging Induced Stress on MEMS Devices and Its Improvements
Effects of Packaging Induced Stress on MEMS Devices and Its Improvements
Effects of Packaging Induced Stress on MEMS Devices and Its Improvements
Choa, S. H. (author) / Lee, M. C. (author) / Cho, Y. C. (author) / Lee, S.-B. / Kim, Y.-J.
2006-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Packaging Options for MEMS Devices
British Library Online Contents | 2003
|Trends in Wafer-Level Packaging of MEMS MEMS Packaging Solutions
British Library Online Contents | 2004
|British Library Online Contents | 2005
|British Library Online Contents | 2002
|Zero-Level Packaging for MEMS or MST Devices: The IRS Method
British Library Online Contents | 2000
|