A platform for research: civil engineering, architecture and urbanism
Achieving Low Sheet Resistance from Implanted P-Type Layers in 4H-SiC Using High Temperature Graphite Capped Annealing
Achieving Low Sheet Resistance from Implanted P-Type Layers in 4H-SiC Using High Temperature Graphite Capped Annealing
Achieving Low Sheet Resistance from Implanted P-Type Layers in 4H-SiC Using High Temperature Graphite Capped Annealing
Wang, Y. (author) / Losee, P. A. (author) / Balachandran, S. (author) / Bhat, I. (author) / Chow, T. P. (author) / Skromme, B. J. (author) / Kim, J. K. (author) / Schubert, E. F. (author) / Wright, N. / Johnson, C. M.
2007-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
British Library Online Contents | 2004
|High temperature annealing of Er implanted GaN
British Library Online Contents | 2001
|A Light-Induced Annealing of Silicon Implanted Layers
British Library Online Contents | 2008
|British Library Online Contents | 2019
|Comparison of Graphite and BN/AIN Annealing Caps for Ion Implanted SiC
British Library Online Contents | 2007
|