Fachinformationsdienst BAUdigital

A platform for research: civil engineering, architecture and urbanism

    Gate length scaling trends of drive current enhancement in CMOSFETs with dual stress overlayers and embedded-SiGe

    New search for: Flachowsky, S.
    New search for: Wei, A.
    New search for: Herrmann, T.
    New search for: Illgen, R.
    New search for: Horstmann, M.
    New search for: Richter, R.
    New search for: Salz, H.
    New search for: Klix, W.
    New search for: Stenzel, R.

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Gate length scaling trends of drive current enhancement in CMOSFETs with dual stress overlayers and embedded-SiGe

    New search for: Flachowsky, S.
    New search for: Wei, A.
    New search for: Herrmann, T.
    New search for: Illgen, R.
    New search for: Horstmann, M.
    New search for: Richter, R.
    New search for: Salz, H.
    New search for: Klix, W.
    New search for: Stenzel, R.

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Gate length scaling trends of drive current enhancement in CMOSFETs with dual stress overlayers and embedded-SiGe

    New search for: Flachowsky, S.
    New search for: Wei, A.
    New search for: Herrmann, T.
    New search for: Illgen, R.
    New search for: Horstmann, M.
    New search for: Richter, R.
    New search for: Salz, H.
    New search for: Klix, W.
    New search for: Stenzel, R.

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Access

    Access via TIB
    Check availability in my library
    Order at Subito €

    Page navigation

    Document information
    Similar titles

    Export, share and cite

    Document information
    Title:

    Gate length scaling trends of drive current enhancement in CMOSFETs with dual stress overlayers and embedded-SiGe

    Contributors:

    Flachowsky, S. (author) / Wei, A. (author) / Herrmann, T. (author) / Illgen, R. (author) / Horstmann, M. (author) / Richter, R. (author) / Salz, H. (author) / Klix, W. (author) / Stenzel, R. (author)

    Published in:

    MATERIALS SCIENCE AND ENGINEERING B ADVANCED FUNCTIONAL SOLID STATE MATERIALS ; 154-155 ; 98-101

    Publication date:

    2008-01-01

    Size:

    4 pages

    ISSN:

    0921-5107

    Type of media:

    Article (Journal)

    Type of material:

    Print

    Language:

    English

    Classification:

    DDC:  620.11

    © Metadata Copyright the British Library Board and other contributors. All rights reserved.

    Similar titles

    60nm gate-length Si/SiGe HEMT

    Kasamatsu, A. / Kasai, K. / Hikosaka, K. et al. | British Library Online Contents | 2004

    Temperature scaling for 35nm gate length high-performance CMOS

    Feudel, T. / Horstmann, M. / Gerhardt, M. et al. | British Library Online Contents | 2004

    Dynamics of Mismatched Overlayers

    Martini, K. M. / Burdick, S. / El-Batanouny, M. et al. | Springer Verlag | 1985

    Lateral scaling challenges for SiGe NPN BiCMOS process integration

    U'Ren, G. D. | British Library Online Contents | 2005

    Hard protective overlayers on viscoelastic-plastic substrates

    Gerberich, W. W. / Strojny, A. / Yoder, K. et al. | British Library Online Contents | 1999

    Back to top