A platform for research: civil engineering, architecture and urbanism
Circuit Modeling of Vertical Buried-Grid SiC JFETs
Circuit Modeling of Vertical Buried-Grid SiC JFETs
Circuit Modeling of Vertical Buried-Grid SiC JFETs
Tolstoy, G. (author) / Peftitsis, D. (author) / Lim, J.K. (author) / Bakowski, M. (author) / Nee, H.P. (author) / Bauer, A.J. / Friedrichs, P. / Krieger, M. / Pensl, G. / Rupp, R.
2010-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Influence of the Buried p-Layer on the Blocking behavior of Vertical JFETs in 4H-SiC
British Library Online Contents | 2001
|Vertical Channel Silicon Carbide JFETs Based Operational Amplifiers
British Library Online Contents | 2013
|Simulation and Measurement of Switching Characteristics of 4H-SiC Buried-Gate JFETs
British Library Online Contents | 2003
|6A, 1kV 4H-SiC Normally-Off Trenched-and-Implanted Vertical JFETs
British Library Online Contents | 2004
|Design, Fabrication and Application of 4H-SiC Trenched-and-Implanted Vertical JFETs
British Library Online Contents | 2006
|