A platform for research: civil engineering, architecture and urbanism
Reliability of Gate Oxides on 4H-SiC Epitaxial Surface Planarized by CMP Treatment
Reliability of Gate Oxides on 4H-SiC Epitaxial Surface Planarized by CMP Treatment
Reliability of Gate Oxides on 4H-SiC Epitaxial Surface Planarized by CMP Treatment
Yamada, K. (author) / Ishiyama, O. (author) / Tamura, K. (author) / Yamashita, T. (author) / Shimozato, A. (author) / Kato, T. (author) / Senzaki, J. (author) / Matsuhata, H. (author) / Kitabatake, M. (author) / Okumura, H.
2014-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Surface Observation of 4H-SiC (0001) Planarized by Catalyst-Referred Etching
British Library Online Contents | 2012
|Planarized Copper Multilevel Interconnections for ULSI Applications
British Library Online Contents | 1994
|Relation between Defects on 4H-SiC Epitaxial Surface and Gate Oxide Reliability
British Library Online Contents | 2013
|Gate-Area Dependence of SiC Thermal Oxides Reliability
British Library Online Contents | 2009
|Gate-Area Dependence of SiC Thermal Oxides Reliability
British Library Online Contents | 2009
|