A platform for research: civil engineering, architecture and urbanism
Self-Aligned N+ Polysilicon-Gate GaN MOSFETs
Self-Aligned N+ Polysilicon-Gate GaN MOSFETs
Self-Aligned N+ Polysilicon-Gate GaN MOSFETs
Matocha, K. (author) / Chow, T. P. (author) / Gutmann, R. J. (author)
MATERIALS SCIENCE FORUM ; 457/460 ; 1633-1636
2004-01-01
4 pages
Article (Journal)
English
DDC:
620.11
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Simulation of Segmented Double-Gate MOSFETs
British Library Online Contents | 2012
|Super self-aligned technology of ultra-shallow junction in MOSFETs using selective Si1-xGex CVD
British Library Online Contents | 2002
|High-Reliability ONO Gate Dielectric for Power MOSFETs
British Library Online Contents | 2005
|Mechanisms of stress generation within a polysilicon gate for nMOSFET performance enhancement
British Library Online Contents | 2006
|TCAD Optimisation of 4H-SiC Channel-Doped MOSFET with P-Polysilicon Gate
British Library Online Contents | 2002
|